Nanosecond Pattern Classifier

Abstmcf A CMOS neural network integrated circuit is discussed, which was designed for very high speed applications. This full-custom, mixed analog-digital chip implements a fully connected feedforward neural network with 70 inputs, 6 hidden layer neurons and one output neuron. The neurons perform inner product operation and have sigmoid-like activation function. The 70 network inputs and the neural signal processing are analog, the synaptic weights are digitally programmable with 5 bit (4 bits + sign) precision. The synaptic weights are stored on onchip static RAM cells. The combination of analog and digital techniques results Unique computing power with ease of use. Progrrunming can easily be performed with the help of a spreadsheet or other suitable Interface program from a PC. The resolution of the input signals is mainly determined by the signal to noise ratio which lies typically between 8-12 bits. Therefore the equivalent Input bandwidth can be as high as 28-42 GbiWsecond. The system is designed for very high speed vector classification and the feasibility of a Single chlp neural network photon trigger for nudear research is shown. Because of the fully parallel architecture and the fast analog signal processing the network achieves unique computing performance and clasdfles up to 70 dimensional vectors within 20 nanoseconds, performing 20 billion (2*1010) multiply-and-add operations per second. The circuit occupies l0r9mm2 silicon area with 1.5p.m CMOS process and Bissip8tes only 1W at SV supply.